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Abstract— DC-link capacitors in power electronic converters 
are a major constraint on improvement of power density as well 
as reliability.  Evaluation of the dc-link capacitors in terms of 
power loss, ageing, and failure rate will play an important role in 
design stages of the next-generation power converters. This paper 
proposes a new evaluation circuit for dc-link capacitors used in a 
high-power three-phase inverter, which is intended for testing 
power loss, failure rate, ageing, and so on.  The evaluation circuit 
produces a practical ripple current waveform and a dc bias 
voltage into a capacitor under test, in which the ripple current is 
equivalent to that generated by the three-phase inverter on the dc 
link.  The evaluation circuit employs a full-scale current-rating 
and downscaled voltage-rating inverter for producing the ripple 
current, so that the power rating of the evaluation circuit is much 
smaller than that of a full-scale current rating and full-scale 
voltage rating inverter. 
Keywords—DC-link capacitors, high-power density, reliability, 
three-phase inverters. 
 
I.  INTRODUCTION 
Power density of power electronic converters are 
continuously becoming higher and higher as their market size 
is getting larger and larger, which is accompanied by smaller 
power loss, lower volume, and lower weight in the converter. 
The market size growth also requires improvement of 
reliability not only in power semiconductor devices but also in 
passive components [1]. Hence, the next-generation power 
converters will be designed with managing both power density 
and reliability. 
DC-link capacitors in power electronic converters are a 
major constraint on improvement of power density [2]. They 
tend to include a design margin of size or capacitance due to 
power loss. Thus, the minimum design margin of the 
capacitors is desirable, which should be considered in design 
stages of the converters.  Furthermore, a lifetime of the 
capacitors is usually shorter than that of semiconductor 
devices or magnetic devices, which would degrade reliability 
of the power converters. Evaluation of the capacitors in terms 
of power loss, ageing, and failure rate will play an important 
role in design stages of the next-generation power converters 
[3-12].  However, characteristics of the capacitors are usually 
evaluated by a single sinusoidal current such as 120 Hz, 1 kHz, 
and so on [7, 8, 12-14].  There are some kinds of “ripple 
current tester” instruments that provide a sinusoidal ripple 
current as well as a dc-bias voltage into the capacitor [14]. 
Actual current flowing out of the converter into the capacitor 
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Fig. 1   Basic concepts of an evaluation circuit for a high-power 
capacitor. (a) Using full-scale inverter. (b) Using full-scale current-
rating and downscale voltage-rating inverter. 
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contains multiple frequency components [15], so that 
characteristics of the capacitors cannot be exactly estimated. 
Although the so-called fast Fourier transform (FFT) can 
extract the multiple frequency components from the actual 
current, a power loss of the capacitor cannot be estimated 
using the multiple frequency components because power loss 
in general has a nonlinear characteristic.  In addition, the dc 
bias voltage across the capacitors affects power loss and 
ageing [1, 5, 11, 12]. Thus, existing power converters often 
employ more capacitors than necessary. 
It is important to develop an evaluation circuit for component 
testing of capacitors, which will be utilized in design stages or 
in tests before shipment of the converters.  Note that the 
system should behave as an existing inverter in terms of the dc 
bias voltage and ripple current waveform of the capacitor. 
This paper proposes a new evaluation circuit with a low-
voltage inverter intended for dc-link capacitors used in a high-
power three-phase inverter, which presents a practical ripple 
current waveform that is equivalent to that of the existing 
inverter.  The circuit will be utilized for evaluating the 
capacitor by electric or thermal measurement such as the 
followings: 
1. Electrical measurement of ESR and capacitance [6, 9]. 
2. Power loss measurement by electrical or calorimetric 
measurement [10, 16]. 
3. Accelerated aging [12]. 
Although this paper does not pay attention to measuring 
characteristics of the capacitor under test, it just focuses on 
circuit configurations and design of the evaluation circuit.  In 
addition, this paper discusses power rating of the evaluation 
circuit. 
 
II. BASIC CONCEPT 
A. Evaluation circuit for capacitors 
The most effective way to evaluate dc-link capacitors is 
measuring their characteristics with an existing converter in 
operation.  For example, references [4, 6, 9] discuss real-time 
monitoring for capacitor condition using equivalent series 
resistance (ESR) and capacitance.  Therefore, a basic idea of 
the evaluation circuit would utilize an existing power-rating 
inverter.  Fig. 1 (a) shows the basic idea of the evaluation 
circuit, in which a full-scale current-rating and full-scale 
voltage-rating inverter is connected to a capacitor under test, 
CUT.  The inverter provides a practical ripple current and dc 
bias voltage for the capacitor. 
There are some special circuits that evaluate the capacitors 
[8, 12].  Reference [8] presents a simple circuit to evaluate an 
electrolytic capacitor, which consists of a combination of a dc-
voltage supply providing a dc bias voltage, and a line-
frequency transformer injecting a sinusoidal ripple current.  
The circuit is useful for estimating the capacitance and 
equivalent series resistance (ESR).  Reference [12] presents a 
test circuit for accelerated aging of metalized film capacitors, 
which consists of a combination of a resonant inverter 
producing a sinusoidal ripple current and a dc voltage supply 
providing a dc bias voltage.    Although both the two 
combinations contribute to reducing the overall power rating of 
the evaluation circuit, the ripple current waveform is different 
from the practical one generated by the inverter. 
Fig. 1 (b) shows the basic concept of the proposed 
evaluation circuit that employs a small inverter, the capacitor 
under test, a bypassing capacitor, a choke inductor, and a high-
voltage dc supply. The concept is similar to the circuits 
proposed in [8] and [12] in terms of the combination of a ripple 
current source and a dc voltage supply, whereas it presents a 
practical ripple current waveform, i.e., the same current 
waveform as that generated by the inverter.  Current rating of 
the small inverter is full-scale, while voltage rating of that is 
downscale.  The high-voltage dc supply keeps the capacitor 
voltage a desired dc bias voltage.  The bypassing capacitor is 
used for circulating the ripple current generated by the inverter 
through the capacitor under test.  The choke inductor is used 
for blocking the ripple current, through which only dc current 
flows.  Hence, the proposed circuit operates as a full-scale 
voltage-rating and full-scale current-rating inverter from the 
standpoint of the dc bias voltage and ripple current.  Thus, 
 
 
Fig. 3 Proposed evaluation circuit using a three-phase VSI. 
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Fig. 2 Possible configurations of the small inverter. (a) Single-
phase CSI.  (b) Single-phase VSI. (c)Three-phase VSI 
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power-rating of the small inverter is much smaller than that of 
the full-scale inverter. 
B. Possible configurations of the small inverter 
Candidates for the small inverter can be classified into the 
followings: 
1. Single-phase current-source inverter (CSI)  (Fig. 2 (a)) 
2. Single-phase voltage-source inverter (VSI) (Fig. 2 (b)) 
3. Three-phase voltage-source inverter (VSI)  (Fig. 2 (c)) 
The evaluation circuit using the single-phase CSI behaves as 
a full-scale three-phase or single-phase inverter if it can 
provide the same ripple current waveform as the current 
generated by the full-scale single-phase or three-phase inverter, 
respectively.  However, not only pulse width but also 
amplitude should be modulated to synthesize the ripple current 
waveform.  In practice, therefore, quite complex control would 
be required for the CSI.  
The single-phase VSI can be used for an evaluation circuit for 
the full-scale single-phase inverter. DC-link terminal of the 
VSI is connected to the bypassing capacitor and capacitor 
under test, so that the voltage across the bypassing capacitor is 
slightly lower than that across the capacitor under test by the 
dc-link voltage. Since instantaneous power in a single-phase 
circuit fluctuates at double the fundamental frequency, a ripple 
amplitude of the dc-link voltage in the single-phase VSI tends 
to be large. It will be a constraint on the voltage rating of the 
VSI because the dc-link voltage should be larger than the 
ripple amplitude. 
The three-phase VSI is a candidate for an evaluation circuit 
for the full-scale three-phase inverter.  DC-link terminal of the 
three-phase VSI is connected to the bypassing capacitor and 
capacitor under test like the single-phase VSI. On the other 
hand, a ripple amplitude of the dc-link voltage in the three-
phase VSI is much lower than that in the single-phase VSI 
because the instantaneous power of the three-phase inverter is 
constant in a steady state [17].  
This paper deals with the three-phase VSI as the small 
inverter because of the following reasons:  
1. The three-phase inverter is widely used. 
2. Lower dc-link voltage allows smaller power rating. 
3. General-purpose inverters are available as the small 
inverter. 
4. No special control is required to the ripple current 
Note that the three-phase VSI has only to control its output 
voltage, i.e., open-loop PWM control is applicable. 
 
III. PROPOSED CIRCUIT CONFIGURATION 
A. Circuit Configuration 
Fig. 3 shows the proposed evaluation circuit consisting of 
the three-phase VSI, a low-voltage dc supply VLV with a choke 
inductor LLV, the high-voltage dc supply VHV with a choke 
inductor LHV, the bypassing capacitor Cbypass, and the capacitor 
under test, CUT.  The low-voltage dc supply is used for driving 
the three-phase VSI.  The high-voltage dc supply provides a 
dc bias voltage to CUT. 
Fig. 4 shows current paths flowing out of the two dc voltage 
supplies and the three-phase VSI.  The high-frequency ripple 
current generated by the VSI, iHF circulates through Cbypass and 
CUT because it does not flow into the two choke inductors LLV 
and LHV as shown in Fig. 4(a).  The low-voltage dc supply VLV 
provides a dc current ILVdc to the VSI through LLV as shown in 
Fig. 4(b).  The high-voltage dc supply charges CUT and Cbypass 
to their operating voltages, and then supplies a small amount 
of leakage dc current flowing into the capacitors, IHVdc as 
shown in Fig. 4(c).  Hence, the power rating of the high-
voltage dc supply is quite small. 
B. Power rating of the small inverter 
Since the current rating of the small inverter is the same as 
that of the full-scale inverter, the relation between the power 
 
(a) 
 
 
(b) 
 
 
(c) 
 
Fig. 4 Current paths of the proposed circuit. (a) AC current flowing 
out of the VSI. (b) DC current flowing out of the low-voltage dc 
supply. (c) DC current flowing out of the high-voltage dc supply. 
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rating of the small inverter, Psmall and that of the full-scale 
inverter, PFS is given by 
 
௉౩ౣ౗ౢౢ
௉FS ൌ
௏DCౢ౟౤ౡషS
௏DCౢ౟౤ౡషFS ൌ
௏LV
௏HV,                       (1) 
where VDClink-FS and VDClink-S are dc-link voltages of the full-
scale inverter and the small inverter, respectively, and PFS is 
the power rating of the full-scale inverter.  As the dc-link 
voltage of the small inverter, VDClink-S contains ripple voltages 
of CUT and Cbypass, the dc mean of VDClink-S should be designed 
to be more than the ripple voltages.  The low-voltage dc 
supply should provide the dc mean voltage according to the 
ripple voltages.  Since the instantaneous power of the three-
phase inverter is constant, dc-link voltage of the three-phase 
inverter contains only switching ripple component.  Thus, one 
can pay attention to the switching frequency, the current rating, 
and capacitance of CUT.  In practice, however, attention should 
also be paid to imbalance of the three-phase load of the 
inverter because it would cause ripple voltage on the dc link. 
This paper introduces a condition that the dc-link voltage of 
the small inverter is 1/20 to 1/10 of that of the full-scale 
inverter. 
C. Design of Choke Inductors 
Reactances of the two choke inductors should be much larger 
than that of capacitors CUT and Cbypass. 
ωܮୡ୦୭୩ୣ ب ଵఠ஼ౚౙ,                                 (2) 
where ω = 2πfsw, fsw is the switching frequency of the inverter, 
Lchoke indicates a choke inductor of LHV or LLV, and Cdc stands 
for CUT or Cbypass.  The current rating of Lchoke is determined by 
the leakage dc current of Cdc.  Since volume of inductor is in 
proportion to 3/4th power to the maximum stored energy of 
1 2ൗ ܮܫଶ  [18], the volumes of the choke inductors are quite 
small. 
D. Example of practical use 
Low-voltage (200 or 400 V) general-purpose inverters are 
available to the small inverter, so that medium-voltage 
capacitors are suitable for the proposed circuit.  The current 
rating of the general-purpose inverters are up to 1000 A [19, 
20].  Thus, the proposed circuit using the general-purpose 
inverter can evaluate capacitors used in a high-power inverter 
with power rating up to 1-10 MVA. 
  
IV. EXPERIMENT AND SIMULATION 
This section presents experimental results of the proposed 
circuit with comparing to the full-scale three-phase inverter by 
simulation, where a software package of the “PLECS” is 
carried out [21]. 
A. Circuit configurations 
Fig. 5 illustrates experimental circuit configuration of the 
proposed evaluation circuit.  Sinusoidal pulse-width 
modulation (SPWM) is applied to the inverter. Table I 
summarizes ratings and circuit parameters of the experiment. 
The damping resistor Rdamp prevents an oscillation caused by 
the capacitors and the choke inductors. The power 
 
 
Fig. 5 Experimental circuit configurations of the proposed circuit. 
 
 
 
Fig. 6 Full-scale three-phase inverter used for simulation.
 
Table I  Rating and circuit parameters of the proposed circuit 
used in experiment. 
Power rating of the system P 6400  VA 
Power rating of the inverter Pinv 640 VA 
AC current rating IO 5 A 
AC voltage rating VO 73 V 
Low-voltage dc source VLV 120 V 
High-voltage dc source VHV 1200 V 
Load inductor LO 27 mH (100%) 
Load resistor RO 80 mΩ  (1%) 
Switching frequency fSW 6.1 kHz 
Output frequency fO 50 Hz 
High-voltage choke inductor LHV 10 mH 
Low-voltage choke inductor LLV 10 mH 
Capacitor under test CUT 320 μF 
Unit capacitance constant of the 
capacitor under test [22] 
H 36 ms 
Bypassing capacitor Cbypass 320 μF 
Damping resistor Rdamp 3.3 Ω 
 () is based on 640 VA, 73 V, 5 A, and 50 Hz 
 
Table II  Rating and circuit parameters of the full-scale 
inverter used in simulation. 
Power rating P 6400 VA 
AC current rating IO 5 A 
AC voltage rating VO 730 V 
DC link voltage Vdc 1.2 kV 
Switching frequency fSW 6.1 kHz 
Output frequency fO 50 Hz 
Load inductor LO 270 mH (100%) 
Load resistor RO 780 mΩ (1%) 
() is based on 6400 VA, 730 V, 5A, and 50 Hz 
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